Introduction
Some high-k gate dielectrics such as Al 2 O 3 , HfO 2 , La 2 O 3 [1] have been suggested as possible alternatives for the SiO 2 gate dielectric to reduce the gate leakage current and maintain the gate capacitance, which can provide a physically thicker film for the same electrically equivalent oxide thickness (EOT).
Recently, several research groups investigated Gd 2 O 3 films as promising materials for the SiO 2 replacement because of its high-dielectric constant and excellent thermal stability. In this paper, the electrical and physical characteristics of the high-k Gd 2 O 3 polyoxides by RF sputtering system deposited on the polycrystalline silicon were studied. It can be seen that the high-k Gd 2 O 3 polyoxides with post rapid thermal annealing (RTA) can show lower trapping rates and higher dielectric breakdown fields.
Experiment
At first, the p-type Si wafers were thermally oxidized to have an oxidized layer of 550nm. Then, a polysilicon film of 300nm was deposited at 625 0 C by low pressure chemical vapor deposition (LPCVD) system. It was implanted with phosphorous at a 5×10 15 cm -2 dosage and 30KeV energy following activated for 30sec in an N 2 ambient at 900 0 C to obtain a sheet resistance of 70~80 Ω/sq. A thickness of 22nm high-k Gd 2 O 3 dielectric layer was deposited on the polycrystalline silicon by RF Sputtering system, and then post-annealed by rapid thermal annealing for 30sec in an N 2 ambient at different temperatures from 700-900 0 C to improve thin-film quality. An aluminum gate of a thickness of 300nm was deposited on gate dielectric films. The schematic polyoxide process flow were show in Fig. 1. Figure 2 shows the XRD spectra of the high-k Gd 2 O 3 film for the as-deposited and different RTA annealed samples. Obviously, the crystalline Gd 2 O 3 phase is observed for all samples from the characteristic peaks of XRD. The sample with the highest RTA temperature (900 0 C) clearly exhibits an extra stronger peaks characteristic of (400)-oriented Gd 2 O 3 in comparison to the as-deposited sample. This means the high-k Gd 2 O 3 dielectrics with post RTA annealing present rather well-crystallized and strong Gd 2 O 3 .structures [2] . Figure 3 demonstrates Gd 4d, O 1s and Si 2p XPS spectra for the Gd 2 O 3 /Poly-Si interface before and after post RTA annealing. The Gd 4d peak position at~143.57 ev in Figure  3 (a) indicates that Gd 2 O 3 compounds were formed after RTA annealing at 900 0 C. The Gd 4d peak is slightly shifted to high binding energy from the Gd 2 O 3 original reference position (143.80 ev), which indicates that the large formation of Gd silicate. The O 1s spectra of the as-deposited and annealed samples are shown in Figure  3(b) . In two sets of spectra, one peak located at 533.6 eV stands for the Si-O-Gd bond and the other located at 531.4 eV stands for the Gd-O bond. The strong intensity of the O 1s peak corresponding to Gd 2 O 3 and the weak intensity of the O 1s peak corresponding to Gd-silicate were observed for the sample annealed at 900 0 C in N 2 gas. The Si 2p spectra of the as-deposited and annealed samples are shown in Figure 3(c) . This feature may comprise both Si in GdSi x O y (101.7 eV) and Si in SiO 2 (103.8 eV) [3] . 
Results and Discussion

Conclusions
In this study, the electrical characteristics of high-k Gd 2 O 3 polyoxide capacitors combined with rapid thermal post annealing have been improved (i.e.,lower leakage current, higher electrical breakdown filed and lower electron trapping rate).
The post-RTA annealing treatment can passivate and reduce trap states to terminate dangling bonds and traps in the high-k Gd 2 O 3 dielectric and the interface between high-k dielectric and polysilicon. 
